VLSI MEMORY SHARING PROCESSOR ARRAY

A Doctorate Dissertation
Submitted to the Graduate School of
Tokyo Institute of Technology
for the degree of Doctor of Philosophy
in Electrical and Electronic Engineering

by

Dongju LI

ADVISOR : Professor Hiroaki KUNIEDA

Dept. of Electrical and Electronic Engineering
Tokyo Institute of Technology
2-12-1 Ookayama, Meguro-ku, Tokyo, Japan

March 5, 1998

Acknowledgments

I would like sincerely to thank my supervisor Prof. Hiroaki Kunieda who have been offering many helpful suggestions and thoughtful advises.

I am fortunate to have received many useful comments and suggestions from many professors, specialists, friends in the world. I would like to thanks those scholars for their help. I am grateful to Associate Professor Kazuhito Ito of Saitama University, Associate Professor Tomohiko Ootsuka of Tokyo Technical School, Research Associate Tsuyoshi Isshiki, other professors and colleagues who have given me many kind of helps during my 3 year's study life in Japan.

I would like to thank Chinese Government and Japanese Government for giving me the chance to further my doctor course study in Tokyo Institute of Technology. I would also like to thank the Japanese Government for the scholarship and financial support through the graduate course.

My research work has been engaged as a project in CAD21 Research Body of Tokyo Institute of Technology. I would like to thank all the members of CAD21 Research Body of Tokyo Institute of Technology for their suggestions, cooperations and financial support.

Contents

Chapter 1

Introduction

1.1 Background

1.1.1 VLSI Digital Signal Processing

Traditional Signal Processing takes on infinite filtering techniques, such as analog LC, RC active filter and so on. Typically, for an N input filter, the computation amount is O(N). In digital Signal Processing, time-oriented method, such as FIR IIR algorithms, translation techniques of DFT, lattice adaptive filtering algorithms are used. The computation amount is increased to O(N^2). In the earlier days, around 1960's, of digital signal processing, real-time signal processing was impossible. Since 1965, Cooley-Turkey's FFT appeared, which decreased computation amount of DFT to O(NlogN). From 70's, real-time signal processing hardware such as high-speed microprocessor, high-speed parallel multiplier etc. were developed. At the same time, some other techniques, such as, discrete analog device, such as CCD, surface audio wave (SAW) were also well developed. Since then, real-time processing became possible. At the beginning of 80's, one-chip DSP appeared, which combined microprocessor and high-speed parallel multiplier together. These chips use modified Harvard structure, where, their algorithm and control are realized by software. At that time, one chip DSP could finish 10^6 -10^7 computations per second.

Modern signal processing algorithms require very high processing speed in order to resolve more and more complex and heavy computation problems. The common point of these algorithms lay on using a large amount of linear computations, matrix-like computations, such as, matrix-matrix multiplication, reverse matrix vector decomposition, resolution group of linear equation, and so on [1], [2], [3], [4], [5]. Computation speed is required to be $O(N^3)$. i.e 10^9 for real-time processing. For example, in real-time vision processing system, such as target object searching requires the real-time rate of 512 × 512 pixel image frame per millisecond. Then, 2.5 × 10^8 pixels are processed in every second. If each pixel requires 10 operations, a speed requirement of 2500 MOPS become necessary. It is quickly apparent that special-purpose parallel processing architecture are indispensable. Therefore, high-speed, heavy amount of data stream, and real-time processing are main features of modern signal processing.

Because of flexibility, programmability, reconfigurability, and so on, digital signal processing becomes dominant method rather than other methods such as optical method. Digital signal processing appears everywhere in today's daily life. We can hear "DSP" all the time - from CD players, electronic music synthesizers, to the sound cards in PCs. The trend of digital signal processing requires the organic combination among signal processing theory, algorithm, structure and implementation. Among these, the most practical approach is the combination of parallel processing technique and VLSI technique.

Due to VLSI restriction of two dimensional plane, one of the important things for the architecture of VLSI digital signal processing is to show a high degree of concurrency for wide range of different algorithms to meet real time constraints. Another important point is that their silicon areas should be kept as small as possible to minimize manufacturing cost.

Image processing algorithms usually consist of a sequence of different algorithms. These algorithms can be classified according to their complexity of data access and structure of control flow. The model proposed in [6] distinguishes low- medium- and high-level algorithms. Low-level algorithms process one or two dimension image data with regular and data independent data flow, regular or simple data such as convolution-like algorithms or transforms. Because low-level algorithms usually operate on overlapping or non-overlapping independent segments, a high grade of parallelization can be achieved. Medium-level algorithms are more complex than low-level algorithms. Their input is image data, and output is structured symbolic data. Their instruction or data flow is mainly irregular and data dependent, such as histograming, Hough transform and variable-length-coding. High-level algorithm process symbolic data structures for control and analysis purposes. Control and data flows are irregular and not only dependent on data, but also on knowledge-based. The size of structures is usually small and irregular. Thus, many of these algorithm are inherently sequential. According to the analysis of several state-of-the-art image processing applications and the employed algorithms such as hybrid coding, street boundary recognition, pattern recognition, computer graphics, and synthetic aperture radar (SAR) image synthesis, the share of medium- and high-level algorithms within a whole application is lower than 20%. How to deal with low-level algorithm of 80% share effectively as much as possible on limited chip area requires us to find a architecture with high parallelism. Current and future applications show a high share of low and medium level image processing algorithms. To achieve a high overall performance within limited computation time, a possibly high grade of concurrent processing has to be achieved. For the implementation of a intensive parallel processing units within limited silicon area, we must introduce effective parallel VLSI architecture [7], [8].

1.1.2 VLSI Technology

VLSI Development

Recently, microelectronics technology has been developed dramatically. The areas of chips are made available to increase functional density towards wafer scale integration. From the beginning of 1990's, the density of integrated chip has increased in a speed of 2 times in every 2 years or less. In 1989, the process was promoted up from 1 micro-meter to 0.8 micro-meter. While in the beginning of 1992, Hitachi company of Japan developed a high speed microprocessor with operation speed of more than 200MOPS. It includes more than 1 million transistors in a 8×8 mm^2 chip area with 0.3 μm BI-CMOS process. Nowadays, 0.35 μm foundry line is very popular in the world. 0.25μm process is also practical. In 2000, if 0.15 μm and 0.1 μm is realized, it will be possible to integrate more than 50 million, 100 million transistors, and reach the upper limit of 1 billion transistors. Then, current one board of signal processing system will be integrated in one chip. System design will be changed from PCB design to VLSI/ULSI chip design.

The main problem in VLSI process technology is precision constraint. It is decided by the precision of graphics generation and etching facilities. Generally speaking, the precision of photoetching is 0.5 μm. Electron beam etching is 0.3 μm. Ion beam can realize etching with much higher precision. Now, single GaAs transistor with the high speed of 10 ps (10^{-12} second) has been realized with 0.1 μm minimum geography feature. However, integration of more transistors with the same precision will suffer from some following difficulties.

(1)Firstly, with the increasing of VLSI density, switching speed of transistor is expected to increase in inversely proportional to the size reduction of transistors. However, with the decreasing of transistor size, stray capacitors, which constraints the speed of chip, become dominant.

(2)Secondly, the number of I/O Pins is restricted to limited count. There have been extensive researches to overcome I/O pin constraints of LSIs. Since in common technology I/O pads are placed in a line on the surroundings, the number of I/O pins cannot be increased at the same rate as the number of transistors placed in square areas. I/O constraints become one of the bottle necks for huge LSI systems. Highly parallel processings can be considered in a large chip area, but they will be restricted due to their requirement of concurrent data I/Os.

(3)Thirdly, with increasing of integration density, electromagnetic induction will result in a chaos of chip.

(4)Fourthly, end-to-end propagation delay problem [9].

(5)Fifthly, Light is transfer with a speed of 4 ns per meter. If data transfer interval is 10 ns, then the reflected wave can be transfered to 2.5 meter during the period. If the metal wire is less than 20-30 cm, then, the reflected wave will disappear within the 10 ns. If the clock is increased to 500 MHz, then, the transfer time is reduced to 2 ns, within the 2 ns, the reflected wave can go to 40-60 cm. The first or second reflected wave will appear during the next active data transfer time. If the reflected wave comes at the same time as the next data come, then, data transfer error will occur. Therefore, clock speed is difficult to be raised up to 1 GHz (1ns period). Generally speaking, bus structure is used only under 400 MHz because of reflected wave problem.

Trend in VLSI technology

1. Deep Submicron Process

   VLSI process technology continuously reduces the design rules from 1.2μ, 1.0μ, 0.8μ, 0.6μ and 0.35μ. This trend is promising until 0.25μ, 0.18μ to 0.1μ process. This development also accelerates the increase of the feasible number of transistors in a chip. Today, chips including 5 million transistors have been distributed in the market. "System on chip" is proposed in various entities so as to cope with complex LSI design associated and development of IC technology. Current "system on chip" is considered as a simple extension of systems realized in PCB. Typical examples are a microprocessor with DRAM memory or multi-processor systems using plural microprocessor cores. Actually, the current systems to some extent will be realized in one chip in the next 10 years. There are much room to be considered a new architecture suitable for large area for system implementation.

2. Vertical Integration Technology

   VLSI will reach the limit of scaling feature in the near future. Advances beyond that might depend on the vertical integration technology. The three dimension integration is expected to provide several advantages, such as, (1) parallel processing, (2) high-speed operation, (3) high packaging density and (4) multi-functional operation [10]. With the increase integration density in two dimension technology, the interconnection delay both within the chip and between deferent chips become dominant. This problem is able to be resolved by using 3D technology because the signal exchange between upper and lower active circuit layers is available through via holes. Moreover, in a 3D IC, each layer or a set of several active layers can have its own function. Different types of technologies, bipolar, VMOS, CMOS maybe assigned to each active layer. It is possible to fabricate a video sensor on the top layer, then an A/D convert, and ALU, a memory, and a CPU in the lower layers to realize an intelligent image processor in a multi-layered 3-D structure.

3. Wafer Scale Integration

   Another tendency is WSI(wafer scale integration) technology. Researches on WSI started by the beginning of 1980's. It is used to integrate whole system with wafer size. In this way, not only integration density but also circuit function can be increased rapidly [11], [12]. It is prospected that WSI containing 10^8 transistors will be realized around year 2000.

VLSI Role in Information Era

With (1) the emergence of new VLSI technology, such as multi-layered three dimension IC, wafer scale IC, hybrid process IC, (2) with modern design facilities, such as workstation, (3) with CAD tools, such as, Synopsys, Cadence, Mentor, Compass, Avent, etc. (4) with codesign methodology by hardware and software advances in computer technology, VLSI technology is just leading the information era we are involved in.

1. Supercomputer

   The pace of research and development in the supercomputer technology continues to accelerate. In particular, array processors, such as the systolic and wavefront array processors have covered an extremely broad range of applications in signal and image processing. Therefore, research and development on these array processors will play a key role in the trend of future supercomputer technology. Furthermore, hybrid VLSI/optical array processors represents a new dimension for future light speed supercomputing technology. Therefore, in some important area, VLSI/optical hybrid array processor have the potential to become the next generation technology, surpassing electronic computers.

2. ASIC systems

   The need for ASIC systems is growing sharply. The speed of CMOS LSI becomes increased until CMOS LSI works at 1 GHz and more. At the same time, demands for high speed processings become larger. Multimedia communications concerning not only video signal transmission but 3D graphic signal transmission are under developments. Those problems can be solved only by dedicated systems or ASIC LSIs. ASIC systems will cover applications of such a high speed requirement.

1.1.3 Architecture for Parallel Processing

With regards to processor architecture, there are many classification. According to different concurrency stage of a program, processors are classified as shown in the Fig.1.1. Pipeline processor can realize micro-operation level parallel processing. Vector processor, superscalar, VLIW processor, systolic array processor can realize instruction level parallel processing. While, shared memory processor and array processors can realize task level processing.

Usually, parallel VLSI processing is realized by using pipeline, array, and multiprocessor architectures. Almost all of current computers have pipeline processing



Fig. 1.1. Classification for Processor Architecture

mechanism [13], [14]. Pipeline principle can be used not only in operation level but also in higher processing level, such as instruction level. The purpose of pipeline processing is to perform overlapped computations to exploit temporal parallelism. Depending on the instruction or data types, pipeline processors can also be classified as scalar pipelines and vector pipelines. A scalar pipeline processes a sequence of scalar operands under the control of a DO loop. Vector pipelines are specially designed to handle vector instructions over vector operands. Computers having vector instructions are often called vector processors.

A synchronous array of parallel processors is called an array processor, which consists of multiple processing elements(PEs) under the supervision of one control unit (CU). An array processor can handle single instruction and multiple data (SIMD) stream.

As we know, Intel 386, Intel 486 are pipeline processors. They run in multiple pipelines fashion by introducing MPU structure to realize parallel processing in operation level. Intel 586 (Pentium) is an instruction level parallel superscalar processor. It realizes instruction parallel processing by introducing two instruction pipelines and by separating caches into instruction cache and data cache. However, Pentium is still limited to time-concurrency parallel processing architecture. It can not deal with space-concurrency job because its architecture in operation level remains is still hardware sharing for the two instruction pipelines. Therefore, its speed-up is achieved mainly by increasing instruction pipelines stages with superscalar instruction structure, and some techniques such as high-speed cache, multiple pipelines on operation level such its floating point multiply unit, write back, branch prediction, etc. Based on the same motivation, RISC, VLIW, etc have also been achieving the high speed of processings.

However, in DSP application which requires massively parallel data processing, pipeline architecture and instruction improvement are not effective because of physical restriction. On the other hand, array processing is the most active research topics in current DSP application.

Almost all of DSP adopt array processing technique. TMS320C80 is a shared-memory multiprocessor with a combined architecture of ADSP and RISC. Inside, the processors act as MIMD processors. It has a processing power to perform over two billion operations per second. It is still the same as other supercomputers in a sense that they deal with instructions by fetching, decoding, then executing inside the same pipeline. Therefore, they increase their speed by increasing the number of pipelines and complicated instruction structure and management, but not processing mechanism/structure.

1.2 VLSI Microarchitecture

1.2.1 Real time Parallel Processing

In modern signal/image processing field, many applications require us to realize real time parallel processing at very high speed. All of these use all kinds of parallel techniques, such as, pipeline processing in multi-level, time-concurrency and space-concurrency, and so on. Parallel processing can be introduced in various levels such as logic level, micro operation level, instruction level and processor level. High effective system may be one which mobilizes all levels of parallel processing. However, cost effective design is the most important under area constraints. From viewpoint of architecture, general-purpose supercomputers are often not very suitable for these real-time signal/image processing. As mentioned earlier, array processors contributes to these computation-bound applications because they provide multiple PEs with successive executions and data broadcasting synchronously.

All of VLSI speed constraints indicate that it is difficult to increase processing speed by increasing clock speed. In order to realize real time digital signal/image processing, the most important approach is developing array processor architecture with data parallel processing mechanism. With the development of VLSI, it is possible to implement array processor in one chip.

VLSI requires same or similar function of each processor element, regular allocation of PE, local communication between PEs, and so on. The promising technique may be a combination between digital signal processing algorithm and VLSI design. Around the 1970's and 1980's, many array processor architectures were presented. The most famous one are systolic array proposed by H.T.Kung of Garnegie-Mellon Uni. and wavefront array. Their modularity, regularity of connection networks, and local interconnection, and so on lead them a readiness to VLSI realization. Moreover, they have higher processing efficiency by employing high parallel pipeline technique. Its appearance brings high speed real time processing in a new era.

1.2.2 VLSI Requirements

Highly parallel computing structures have structural properties that are suitable for VLSI implementation. A high performance parallel processor often balance following techniques:

time parallel and space parallel,
static/dynamic scheduling and/or data dependency,
local communication and/or shared memory,
ASIC and/or general purpose,
hierarchy or flat structure,
software or hardware,
multiprocessor,
multiple data streams and memory bandwidth,
globle communication or data broadcast,
pin constraint.

Key attributes of VLSI computing structures are described below [15].

Area Restriction VLSI chip area is directly corresponding to hardware costs. Compact or area small design contributes not only design cost, but the better performance. Since communications between different components in a VLSI chip become more and more time expensive, smaller design leads to high speed circuits.

Simplicity and regularity In VLSI design, if a structure can truly be decomposed into a few types of building blocks which are used repetitively with simple interfaces, great savings on design cost can be achieved. Array processor is just the most appropriate architecture. It is characterized with many identical processing elements. In order to cope with the complexity of various applications, simply and regular VLSI architecture and its design methodology are essential.

Design Complexity Design itself become very complicated. Though we try to use CAD systems for design of current VLSIs, the current design systems may not follow the development of LSI system size. The design style must be coped with such a design of huge systems. The floor planning must be roughly decided and performance evaluation must be expected even in the system design level. Otherwise, small area and high performance can not be achieved by the logic and physical designs.

Computation Speed Due to the physical constraints of component speed, any major improvement in computation speed must come from the concurrent use of multi processing elements. With VLSI implementation consideration, (the routing cost dominate the power, time, and area required) an architecture with a large number of PE working simultaneously but in the meantime with only simple, regular communication and control mechanism is required.

Local Communications and Data Broadcastings Local communication in a chip can lead to high speed operations of VLSI architectures, which are restricted by the wire delays. Local communications between modules in a chip will also contribute small routing areas and thus simpler physical design. However, they may sometimes degrade the performance efficiency to balance the processing speed of PEs with data transmission speed. They also spend the temporal data storages to distribute data to many modules or PEs. Memory sharing with plural PEs has so advantages as to reduce the required memory capacity and to transfer data at highest rate. Of course, its scheme has disadvantages in the aspects of bus neck problems. The ideal system might be one who use properly both local communications and data broadcasting.

I/O Bottle-neck VLSI processing structure are suitable for implementing computed-bound algorithms rather than I/O-bound computations. In another words, the I/O-bound problems are not suitable for VLSI because VLSI packaging constraint. While in the design procedure of VLSI architecture, how to overcome I/O bottle-neck problem should be seriously considered [16].

1.2.3 Array Processing

Comparison between Pipeline Processor and Array Processor Currently, V -LSI parallel processing architectures can be classified into two kinds of processing principle, pipeline processing and array processing. Pipeline processing performs overlapped computations to realize temporal parallelism, while array processing uses multiple synchronized arithmetic logic units to achieve spatial parallelism. As shown in Fig.1.2, it shows a comparison between two principles with regards to the parallel processing efficiency. In order to perform N operations, array processing needs $T_A \times \frac{(N)}{W}$ processing time, where the T_A is instruction cycle for one operation, and W is the number of PEs. In pipeline processing case, operation time is $T_p + \tau \times (N-1)$, where T_p is instruction cycle for one operation, and the τ is the processing time of each pipeline. If $\frac{T_A}{W} < \tau$,



	Operation time/step	
	N=1	N= ∞
Array processing	Ta	Ta/W
Pipeline processing	Tp	r

Fig. 1.2. Speed Limit Comparison between Array Processor and Pipeline Processor

and $T_A < T_p$, then, array processing is better than pipeline processing. It will be noticed that array processing efficiency is $N \times W \times (\frac{N}{W})$, while pipeline processing efficiency is $N/(\frac{T_p}{\tau+N-1})$. Because the number of PEs can be increased without physical limit theoretically, while in the other hand, decreasing of τ will be physically restricted to some extent. It is obvious that array processing is very effective particularly for very heavy data processing applications, such as, DSP, image processing, and computer vision. According to H.T.Kung in 1978, the relation between computation algorithm and processor architecture can be classified into two types. One is called computation-bound (constrained by computation), and the other one is called I/O-bound (constrained by I/O ports). It is undoubtable that array processor is the most suitable architecture for resolving computation-bound problem.

Array Processors/Systolic Array Nowadays, in many applications with computationally intensive operations, there are many kind of array processor architecture, such as Micro-Grain Array Processor (MGAP) [17], [18], [19], [20], asynchronous array processor for data-dependent system [21], mesh-connected multiprocessor [22], [23], [24], array processor with parallel I/O [25], Multirate array [26], coarse-grained architecture [27], [28], etc [29]. However, the most typical architecture of synchronous array processor is systolic array, it is widely used in various aspects including matrix-multiplication-like algorithm,